Home » News » Design » EDA and IP (page 8)

EDA and IP

STEM holds the potential for a fairer future

Renu-1-300x200.jpg

Caroline Hayes talks to Renu Mehra, R&D group director for Synopsys’ Digital Design Group, about encouraging girls to study STEM and pursue their passion. The Marie R Pistilli Award honours an individual who has contributed to advancing the profile of women in electronic design automation (EDA) or creating opportunities for women in the industry. Some recipients have been leaders within ...

Open standard for RISC-V verification is announced at DVCon

RISC-V logo

At this year’s (virtual) functional design and verification conference, DVCon US 2022, the RISC-V Verification Interface (RVVI) was announced by Imperas Software. The interface is available at github. The draft open standard defines “a number of interfaces required to bring together several of the subsystems required for RISC-V processor design verification”. Components based on the open standard can be re-used across ...

Framework simplifies specification model based on uvm

Breker_02-03-2022-300x200.png

At DVCon US this week, Breker Verification Systems has announced SystemUVM, a framework which simplifies specification model composition for test content synthesis. It uses a universal verification methodology (uvm) /SystemVerilog syntactic and semantic approach to drive test content synthesis and uses AI planning algorithms for deep sequential bug hunting in existing uvm environments, said the company. Adopting a coverage-driven approach ...

SiFive puts its whole Risc-V processor range into Intel’s foundry service

SiFive P650 Performance

Risc-V processor IP company SiFive is partnering with Intel Foundry Services (IFS) to optimise SiFive IP for Intel’s foundry customers. The two companies have already collaborated, using SiFive’s ‘Performance P550‘ processor and Intel PCIe and DDR interfaces to build the ‘Horse Creek’ Risc-V development platform. “We’re excited to extend our relationship with IFS to ensure the full SiFive Risc-V processor portfolio ...

Viewpoint: Who wins in the Sonos v Google smart speaker patent dispute?

Colour-Michael-Jaeger-300x200.jpg

Sonos alleged that Google’s smart speaker devices infringed its US patents, and the ITC has agreed. But who will be the winner from this patent dispute, asks Michael Jaeger, a partner and patent attorney at Withers & Rogers? Following the conclusion of a long-standing legal battle, Sonos has emerged victorious to block the import into the US of Google’s smart speaker ...

CES: BMW picks Green Hills for electric car

CES logo

BWM has picked Green Hills’ software for control units in its iX all-electric vehicle. Integrity real-time operating system is used in the digital instrument cluster, head-up display, driver camera system, surround view and parking assistant. Software developers, according to Green Hills, used its Multi integrated development environment, and ASIL-qualified compilers and run-time libraries for both Integrity and AutoSar Classic operating ...

TrekApp tool tests stress in SoC and processor designs

Breker-22-12-2021-300x200.png

Verification and stimulus specialist, Breker Verification Systems, has taken its Cache Coherency TrekApp as the basis for the System Coherency Synthesis TrekApp, which it introduced at DAC58 in San Francisco. The tool uses abstract models of common and novel algorithms to automatically generate high coverage coherency tests for complex, multi-agent system platforms based on coverage directives. The TrekApp can be configured ...

eFPGA soft IP provides options for SoC and ASIC designs

DAC-blocks-300x200.jpg

At DAC, French embedded FPGA (eFPGA) supplier, Menta, introduced what it claims is the first eFPGA soft IP. It  enables designers to perform closure directly at the top level. This is significant for AI, as well as space and defence projects, which rely on low latency, explained Yoan Dupret, Menta’s managing director and CEO.   Since 2013, Menta’s technology has ...

Parser platform lets designers innovate

Verific-Platform-1-300x200.jpg

To gain at least an 18 month advantage in getting a product to market, Verific Design Automation builds SystemVerilog, UPF and VHDL parser platforms which accelerates the production cycle because the RTL front end is immediately accepted by the semiconductor industry, says the company. It offers parsers, analysers and elaborators for SystemVerilog IEEE 1800-2005 / 2009 / 2012 / 2017, ...

A new look at the figures around Moore’s law

joseph-sawicki-Siemens-EDA-300x200.jpg

Joe Sawicki , executive vice president, IC EDA at Siemens, challenged the mutterings that Moore’s law has run its course, and said the semiconductor industry was blighted with pessimism. At this year’s DAC (Design Automation Conference) he set about looking at the figures in a new light. “There have been morose expectations and miserable prognostics, for like 20 years,” he reasoned, ...