Home » Tag Archives: EDA

Tag Archives: EDA

Semidynamics proposes modular RISC-V architecture for scalable AI processing

Semidynamics All-In-One AI

Barcelona-based Semidynamics is aiming at next-generation AI chips and algorithms such as transformer with intellectual property called ‘All-In-One AI’. Rather than having on the same IC a multi-core CPU, a multi-core GPU for vector processing and a multi-core neural processor for tensor processing, it is advocating multiple instances of a block consisting of one out-of-order 64bit RISC-V CPU, one (GPU-like) ...

Accelerated RISC-V core optimised for edge AI and cryptography

VISC-licensable RISC-V IP presentation

Red Semiconductor has announced RISC-V instruction set extensions, and a hardware design, for edge AI and cryptography in asics and FPGAs. The hardware, called ‘VISC’, is an accelerated RISC-V core that “optimises complex mathematical algorithms for parallel execution in its reconfiguration hardware engine”, according to Red, which claims: “The VISC ISA [instruction set] enables developers to describe complex algorithms in ...

Network-on-chip supports Arm v9 and automotive functional safety

Arteris ncore cache coherent network on chip

Arteris is supporting Armv9 automotive cores and ASIL D functional safety with release 3.6 of its Ncore cache coherent network-on-chip. “In 2020, Arteris announced a partnership with Arm and the alignment of our roadmaps to support CHI-E and ASIL B and ASIL D safety,” Arteris told Electronics Weekly. “We confirm the expansion of that partnership with a pre-validation of our ...

DVCon 2024

DVCOn-US-logo-300x200.png

DVCon 2024 or Design & Verification Conference & Exhibition,  is the US event centred around the application of languages, tools, methodologies and standards for the design and verification of electronic systems and ICs. This highly technical conference focuses on the practical aspects of these technologies and their use in leading-edge projects. Exhibitors and presentations are designed to encourage attendees to ...

Emulation and prototyping trio addresses AI, ML and hyperscale computing

NEWS-Siemens-image-for-electronics-weekly-300x200.png

Siemens EDA has announced three products, for emulation, evaluation and software prototyping for data centres and servers. The Veloce CS consists of the Strato CS hardware, for emulation, the Primo CS hardware for enterprise prototyping and proFPGA CS hardware for software prototyping. According to the company, the hardware-assisted verification and validation system can accelerate verification and validation cycles by up ...

Training-grade PDK for 2nm gate-all-around ICs

Imec 2nm GAA PDK

Imec has launched an early-access process design kit for the N2 (2nm ICs) node. “The PDK will enable virtual digital designs in imec’s N2 technology, including backside power delivery network,” according to the Belgion semiconductor research lab. “This will give academia and industry the tools to train the semiconductor experts of tomorrow and enable the industry to transition their products ...

DAC 2024

DAC_61_Square-300x200.png

The Design Automation Conference (DAC) is the long-established event (celebrating 61 years in 2024) for the design and design automation of electronic chips to systems.  It offers networking opportunities as well as training, education and exhibits for designers, researchers, tool developers and vendors. Members from  more than 1,000 organizations are represented by system designers and architects, logic and circuit designers, ...

Try a network-on-chip configuration tool?

SignatureIP iNoCulator flow

SignatureIP is offering a trial of its processor agnostic network-on-chip (NoC) configuration software. Called iNoCulator, the “tool enables users to find the optimal NoC configuration, and the company believes that it is the fastest on the market”, it said. “This try-before-you-buy offer will enable engineers to see for themselves just how easy it is to design a NoC with our tool.” ...

Cadence adds apps for billion gate SoCs to emulation hardware

Cadence Palladium-Z2 emulation box

Cadence has added three apps to its Palladium Z2 emulation hardware for SoCs. “These domain-specific apps allow customers to manage increasing system design complexity, improving system-level accuracy and accelerating low-power verification for applications such as artificial intelligence, machine learning, hyperscale and mobile,” according to the company. They are: Four-state emulation for simulations requiring X-propagation, such as for low-power verification of ...

Digi-Key to match donations for open-source EDA KiCad suite

kicad_eeschema_thumb-300x200.png

Digi-Key Electronics has announced that it will match donations made to KiCad, the open-source software EDA suite for Electronic Design Automation. The offer runs from 1-7 December up to a value of $15,000. According to its creators, the goal of KiCad is to provide “the best possible cross-platform electronics design application for professional electronics designers”. It’s aim is to hide ...